ABSTRACT Three-operation multiplication (TOM) over binary extension field is frequently encountered in cryptosystems such as elliptic curve cryptography. Though digit-serial polynomial basis multipliers are usually preferred for the realization of TOM due to their efficient tradeoff in implementation complexity, the Karatsuba algorithm (KA)-based strategy is rarely employed to reduce the complexity further. Based on this reason, in this paper, we derive a novel low-complexity implementation of TOM based on a new KA-based digit-serial multiplier. The proposed TOM is obtained through two novel coherent interdependent efforts: 1) mapping an efficient KA-based algorithm into a novel digit-serial multiplier and 2) obtaining a new TOM structure through the novel derivation of the TOM algorithm. From the estimated results, it is shown that the proposed structure has significant lower area-time-complexities when compared with the existing competing TOMs. The proposed TOM is highly regular with low-complexity, and hence can be employed in many cryptographic applications.
I. INTRODUCTION
Finite field arithmetic, especially multiplication, plays an important role in several applications such as elliptic curve cryptography (ECC), error correcting code, and signal processing [1] . For example, standards (NIST [1] and IEEE p1363 [2] ) have recommended five binary extension field fields (GF(2 m )) for elliptic curve digital signature algorithm (ECDSA) implementation, e.g., m = 163, 233, 289, 409, and 571, many experts and scholars have devoted significant efforts on ECC designs for secure resource-constrained applications [3] - [5] like key exchange, authentication, digital signature, encrypt/decrypt, and so on. Basically, the main operation involved within ECC is the point multiplication (PM) kP, where k is an integer and P is given by a point on elliptic curves. We can use point addition and point doubling to perform the PM, i.e., left-to-right algorithm and right-to-left algorithm, where the point addition can be realized based on affine coordinates or projective coordinates. To achieve efficient implementation of PM on hardware platforms, optimized modular arithmetic operations are greatly needed. The finite field addition can be implemented by bitwise XORing, while multiplication is a complicated operation (to avoid inversion operation, point addition can employ the projective coordinates to have only finite field addition, squaring, and multiplication operations involved). Therefore, the finite field multiplication over GF (2 m ) is considered as the bottleneck of the PM, where the form of three-operand multiplication (TOM) is frequently encountered [1] - [3] .
In binary field, hardware implementation of multiplication can be classified as bit-serial, bit-parallel, and digitlevel architectures, respectively, based on their structuring styles. Bit-serial structure has the lowest circuit complexity but possesses a long calculation time; while the bitparallel architecture involves a very high design area to obtain fast calculation. In order to achieve efficient time complexity, many scholars have proposed bit-parallel multipliers based on special polynomials, such as trinomials and pentanomials [6] - [9] (with relatively larger area occupation), for potential ECC implementation. The digit-level designs provide the trade-off between time and area complexities, where they can be classified into three categories, namely, digit-level parallel-in serial-out (DL-PISO) [10] , digit-level serial-in parallel-out (DL-SIPO) [11] - [13] , and digit-level fully-serial-in parallel-out (DL-FSIPO) structures [14] (both systolic and non-systolic designs are included).
Karatsuba algorithm (KA) ( [15] , [16] ) is a very efficient multiplication algorithm which can be used to obtain the subquadratic complexity multiplication. Based on the KA decomposition technique, the space complexity of the multiplier can be reduced from O(m 2 ) to O(m 1.596 ). Recently, Lee et al. [17] and Lee and Meher [18] have presented a generalized (a, b)-way KA decomposition for digit-serial multiplication to achieve O(m log a ab+a 2 ) space complexity, while the schoolbook digit-serial multiplier has O(dm) space complexity (for example, (9,3)-way KA decomposition involves O(m 1.32 ) space complexity).
To obtain efficient structure for TOM, Lee et al. [19] have used KA decomposition to derive a bit-parallel TOM. Based on the polynomial basis of GF(2 m ), Lee et al. [20] have proposed a novel DL-SIPO non-KA-based TOM (NKATOM). Lee et al. [19] have proposed the bit-parallel TOM based on a KA approach. To further reduce the involved complexity, in this paper, we have defined a novel partial product formula to develop a novel DL-SIPO TOM structure based on KA decomposition, namely the DL-SIPO KA-based TOM (DL-SIPO KATOM). The proposed TOM is derived through two stages of two novel coherent interdependent efforts. At first, we present a novel KA based digit-serial multiplier with reduced space complexity. Secondly, based on a novel TOM algorithm, the proposed structure with reduced complexity is introduced. From the estimated results, we find that the proposed TOM has significant higher-throughput and lower area-complexity compared to the existing TOMs.
The rest of this paper is organized as follows. Section II briefly reviews the conventional KA decomposition technique and its complexity. In Section III, we introduce the proposed DL-SIPO multiplier based on the KA approach. In Section IV, we propose a novel partial product formula to derive our novel KATOM structure. Section V presents the complexity of the proposed structure and the comparison with the existing TOMs. Finally, we conclude the paper in Section VI.
II. REVIEW OF KARATSUBA ALGORITHM
Suppose that A = a 0 + a 1 x + · · · + a n−1 x n−1 is a universal polynomial of degree (n − 1). KA [15] is one of the highprecision computations, which uses three subproducts of halflength operands to replace the original grade-school multiplication. For example, let n be a power of 2, two polynomials A and B can be splitted into A = A 0 +x Applying the divide-and-conquer algorithm, the product of A and B can be calculated as We can use three stages (evaluation polynomial generation (EPG) stage, point-wise multiplication (PWM) stage, and reconstruction (R) stage) to compute the product AB in (1). Observing three sub-products
, three stages can be defined as
• PWM stage:
• R stage:
. Based on the recursive EPG step, each polynomial is splitted into three polynomials with their degrees reduced to about half of the original polynomial. The decomposition algorithm is completed after each polynomial degenerates into single-bit coefficient. The multiplication process based on the recursive KA scheme is shown in the functional block architecture of Fig. 1 .
If n is a number of power of 3, two polynomials A and B can be represented by
+B 2 x 2m/3 , respectively, where A i and B i are ( m 3 )-bit polynomials. Based on the 3-way KA decomposition, the product of A and B can be rewritten
where
Let ''S'' and ''D'' to represent ''space'' and ''delay'', respectively. Table 1 lists the time and space complexities of each component for the 2-way and 3-way KA decompositions. 
III. PROPOSED DIGIT-SERIAL KA-BASED MULTIPLICATION
The proposed subquadratic space complexity digit-serial multiplier based on KA decomposition is derived as follows. Let the field be constructed from an irreducible polynomial (2) . We can find that if k is a very small value, F(x) is abundant in GF(2 m ) (the low-weight polynomials F(x), such as trinomials and pentanomials, exist in any field of GF(2 m )). Since
. . .
Suppose that n = m d , and m is divided by d, then based on y = x d , we have
where 
2) First reduction polynomial: D = T mod F(y).

3) Second reduction: C = D mod F(x).
As mentioned above, the multiplication process involves sub-field multiplication steps, which is different from the traditional multiplication. Based on this multiplication scheme, suppose that Ay i is denoted as
, where F(y) = y n +K . Therefore, for the product C = AB mod F(x), we can use two-step reduction polynomial to compute the product C = AB as:
For simplicity of discussion, let us define that
j is a d-bit polynomial in variable x, A (i) B j based on the KA approach can be expressed as
Consequently, Algorithm 1 shows the proposed digit-serial KA-based multiplication algorithm according to two-step reduction polynomials. Fig. 2 shows the corresponding digitserial KA-based multiplier based on Algorithm 1. As shown in Fig. 2 , the proposed multiplication architecture consists of ×y, EPG1, EPG2, Mult, recovery multiplication (RM), and final reduction polynomial (FRP) units.
Suppose that d is a power of b for b = 2 or 3, Table 2 lists the complexities of EPG, PWM, and R components for b-way KA decomposition. The complexity of each component in Fig. 2 is analyzed as follows:
• ×y unit: This unit performs A = Ay mod F(y) in Step 2.5 of Algorithm 1. Define that ×y unit involves Q1 XOR gates, where the value Q1 is based on the irreducible polynomial F(x). Generally, we have Q1 = d for trinomials or Q1 = 4d for pentanomials (see the example of (15) later).
• EPG1 and EPG2 units: Since polynomial A is represented by a bivariate polynomial as A = A 0 + A 1 y + · · · + A n−1 y n−1 , we use n EPG components in parallel to compute 
The computation of D has (n − 1)(d − 1) XOR gates. Since D + D 1,n−1 y n is (nd + d − 1)-bit polynomial, the FRP unit involves Q2 = (n − 1)(d − 1) + 2d XOR gates for trinomials, or Q2 = (n − 1)(d − 1) + 4d XOR gates for pentanomials. As shown in Fig. 2 , the digit-serial multiplier is composed of three parts, so the designed multiplier requires (n + 2) clock cycles, and the critical-path delay (CPD) is
As analyzed above, the digit-serial multiplier has the following complexities:
IV. PROPOSED DIGIT-LEVEL SERIAL-IN PARALLEL-OUT THREE-OPERAND MULTIPLICATION
In this Section, we define a partial product formula to derive the proposed TOM algorithm to achieve an architecture with subquadratic space complexity. 
When i = 0, we have A (0) = A 0 . In general, the polynomial A (i) can be re-expressed as
In order to derive the proposed TOM, let us define first the novel partial formula in the following theorem. 
Theorem 1: Let A and C be two polynomials in GF(2 m ) constructed by the irreducible polynomial F(y). We can define the partial product D (i)
Besides that, we can list each partial product D (i) as follows:
...
As stated previously, we can use the iterative relation of (2) to compute each partial product D (i) . Following this, we employ (2) to derive a new digit-serial TOM in Section IV-B.
B. PROPOSED KA-BASED THREE-OPERAND MULTIPLIER
Using the polynomial presentation of (8), the product of A (i) and B (i) is rewritten as
Given the recursive formula in (10), the partial product A (i) B (i) can be obtained as
We find that, since i = n − 1, C (n−1) = P (n−1) + Q (n−1) is exactly the product of A and B. Based on the recurrence (11), the TOM is derived as
where C is another polynomial in GF(2 m ). In the followings, we give the process to derive two partial products P (n−1) C and Q (n−1) C.
• Computing P (n−1) C: Based on the novel partial product formula in Theorem 1, P (i) C in (12) can be rewritten as
Algorithm 2 illustrates the computation of P (i) C according to (13) . Based on Algorithm 2, Fig. 3 shows the novel digit-serial KA-based multiplier for computing P (i) C. In order to reduce the CPD, Fig. 3 is decomposed into three units (t 0 , t 1 , and t 2 units). We then use the KA decomposition to analyze the time and space complexities of these three units (based on Section III). The obtained complexities of EPG1, EPG2, Mult, RM, ×y, and FRP components are already listed in Section III. The t 0 unit performs Steps 6.1, 6.2, 6.3, and 6.6 of Algorithm 2, and it involves EPG1, EPG2, Mult-1, RM1, ×y, and ×y 2 components. The t 1 unit performs Steps 6.4 and 6.5 of Algorithm 2, and it involves EPG1, EPG2, Mult-2, RM2, and Add2 components. The t 2 unit performs Steps 8 of Algorithm 2, and it involves FRP component. At the initial step, register C is set as zero. After (n + 1) clock cycles, the product result is stored in register < E >, one extra clock cycle is required in the t 2 unit to produce the final result P (n−1) C. Therefore, the computation of 
As show in (14), we can then have
where the symbol '' 1'' denotes the right shifting of polynomial A by sub-polynomial with d-bits. We can find that the result D
q is suitable for the partial product formula in Theorem 1. From (14), we have obtained D
q y −1 . Thus, Q (n−1) C can be expressed as Therefore, we can use similar structure of Fig. 3 to compute
According to the preceding analysis, the derived P (n−1) C and Q (n−1) C formulas have the same structures. Note that the KA block recombination (KABR) approach [21] so far leads the best KA decomposition. Based on the KABR decomposition, Algorithm 3 shows the proposed KATOM based on (13) and (15) . Fig. 4 shows the proposed DL-SIPO KATOM based on Algorithm 3. As shown in Fig. 4 , the proposed structure is divided into thee units (t 0 , t 1 , and t 2 ). In the followings, we analyze the complexities of thee units:
• t 0 unit: This unit performs Steps 6.1, 6.2, 6.3, and 6.6 of Algorithm 3. It involves two EPG1 components, one EPG2 component, two Mult-1 components, two Add1 components, two ×y components, and one ×y 2 component. The value Q1 is the space complexity of ×y component. As shown in Fig. 4 , we have obtained that, based on the KA decomposition approach, EPG1 has one EPG component; EPG2 has n EPGs; Mult-1 has n PWM components. Add1 component involves nd XOR gates. Thus, t 0 unit has (n + 2)S EPG 
, and 
XOR gates, and the CPD is At the initial step, register C is set as zero. After (n + 1) clock cycles, the product result is stored in register < E1 > and one more clock cycle is required for the t 3 unit to obtain the final result E = ABC. Therefore, the proposed KATOM structure needs (n + 2) clock cycles, and the CPD is MAX (D t 0 , D t 1 , D t 2 ) . From the analysis above, the proposed 
DL-SIPO KATOM is estimated as
V. COMPLEXITY AND COMPARISON
The complexities of the proposed KATOM are evaluated on the situation when the field is generated by trinomials. Generally, the implementation of TOM can be realized through strategies such as digit-serial [20] structure, KA-based bit-parallel [19] design, and 2 two-operand multiplier ones [10] , [22] , [23] , [24] . While the implementation of the proposed KATOM structure is based on the digit-serial approach (as seen in Fig. 4 ) combined with KA decomposition. Table 2 shows the comparison of the proposed structure and the existing TOM structures [20] , [10] , [22] , [23] , [24] . As shown in this table, for the same digit-size d, different structures have different area and time complexities determined by their structuring styles. But it is worth mentioning that the proposed KATOM structure can obtain subquadratric space complexity, which leads to lower area complexity than the existing ones.
To further estimate the area-time complexities of all these designs, we have used the FreePDK base kit [25] and the 45-nm NanGate's library to synthesize the proposed and the existing TOMs. Note that in [20] , Lee et al. have shown their design outperforms the ones of [10] , [22] , [23] , and [24] , we hence only list the design of [20] as comparison. Both designs are synthesized at 1 GHz clock frequency. We have chosen digit-size of d = 16 and 32 to synthesize our proposed structure and the corresponding TOM ( [20] ) over GF (2 409 ). After that, we estimate the CPD (ns), latency (clock cycles), average computation time (ACT) (ns), and area complexity (um 2 ) of the two designs, respectively. Table 3 shows the synthesized results for our proposed structure and the existing TOM. As shown in this table, we find that the proposed KATOM structure, for the digit-size 16 and 32, has about 28.6% and 43.7% savings in area-complexity, respectively, when compared to the existing TOM, namely the proposed TOM has significant lower area-complexity than the existing one. Moreover, one can find that the proposed design has smaller area-delay product (ADP) than the competing one (at most 15.21% smaller), the overall area-time-complexities of the proposed TOM is better than the existing one though the proposed structure has slightly higher delay-complexity than the existing TOM.
VI. CONCLUSION
In this paper, through two interdependent stages' efforts, we have presented a novel KA-based TOM for lowcomplexity implementation. A novel digit-serial KA multiplier is introduced first. Then, we have defined a new partial product formula to obtain an efficient derivation of TOM algorithm. Based on the proposed algorithm, we have proposed an efficient KATOM structure to further reduce the space complexity (based on the proposed KA multiplier).
As shown from the estimated results, the proposed KATOM structure has significant lower area complexity and smaller ADP when compared to the competing TOM. The proposed KATOM is quite regular and therefore can be extended and employed in many cryptographic applications.
